Members-Internal
Design and Evaluation of 2D-OASIS-NoC Matrix Processor
Background†
Problem†
Solution†
Research goal†
Design and Evaluation of 2D-OASIS-NoC Matrix Processor
Research Workflow†
Step1.SN/X + Matrix Processor(9/29 finish)
Step2.SN/X + Matrix Processor + Network Interface(10/25 now)
Step3.SN/X + Matrix Processor + Network Interface + Fault tolerant Router
Papers, Theses†
- 1. Akram Ben Ahmed, A. Ben Abdallah, LA-XYZ: Low Latency, High Throughput Look-Ahead Routing Algorithm for 3D Network-on-Chip (3D-NoC) Architecture, '''IEEE Proceedings of the 6th International Symposium on Embedded Multicore SoCs (MCSoC-12), pp. 167-174, 2012.
[DOI]
- 6 A. Ben Ahmed, On the Design of a 3D Network-on-Chip for Many-core SoC, Master's Thesis, The University of Aizu.
Thesis, slides
3D-Matrix Processor