VLSI-Design
をテンプレートにして作成
[
トップ
] [
新規
|
一覧
|
単語検索
|
最終更新
|
ヘルプ
|
ログイン
]
開始行:
//CENTER:SIZE(30){COLOR(green){VLSI@ASL for High-performance Computing}}
----
*COLOR(yellow){Cadence Design Tutorials, 2020} [#fdde51f6]
**genus - Synthesis [#n1657c35]
-[[Tutorial from cadence Website>https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/synthesis/genus-synthesis-solution.html]]
**virtuoso - Schematic and simulation [#oe39b0e0]
[[Tutorial from cadence Website>https://www.cadence.com/en_US/home/tools/custom-ic-analog-rf-design/circuit-design/virtuoso-analog-design-environment.html]]
**innovus -Place and Route [#o693b353]
-[[Tutorial from cadence Website>https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/soc-implementation-and-floorplanning/innovus-implementation-system.html]]
*Refreences [#n8aa985c]
-[[VLSI Design at, 2016, Michigan State University>https://www.egr.msu.edu/classes/ece410/salem/labs.html]]
CENTER:&ref(ASIC_DESIGN_FLOW.png,,30%);
CENTER:Maven Silicon
CENTER:[[Importnat Design Files - GDSII file>https://www.youtube.com/watch?v=lIdJwlWPIYk&list=PLC7JCwKQnjL6FApIyXxz5WEDuKWjagG5I&index=8]]
----
*Xilinx Lisence and Tool Installation Instruction (created by R. Murakami, Oct. 24, 2017) [#p52f4ca1]
***Administrator: Vu(d8182106), R.Murkami(m5211126) [#r65d1aeb]
***Description [#wfcb030c]
-XILINX VIVADO LICENSE for university program [[links>https://japan.xilinx.com/support/university.html]]
-LICENSES are created dynamically(floating / Node-Locked one). If you want to use VIVADO license you can ask administrator to create LICENSE. [#i6d95cf6]
***Necessary information for creating are ... [#p5265dcb]
--Host name
--Operating system
--Host ID type(e.g. Ethernet MAC)
--Host ID value
***User records [#hfa60dfd]
|User name|Created Date|License type|
|Ryunosuke Murakami|2017/10/24|Node-Locked|
||||
||||
*OASIS NoC Router Tutorials [#f67acee0]
&ref(OASIS-C1.jpg,,30%);
OASIS-RV1 Chip Layout. JUly 7, 2014.
--Technology: 45nm CMOS Process
--Chip Size: 2.205X2.220 (micron)
--Function: Router for 3D NoC System
--Frequency: 0.91 GHZ COLOR(red){Confirmed}
--Supply voltage: 1.1V
--Power Dissipation: 222.387 uW
--Number of Pins: 557
--Completion Date: July 5th (expected)
*** 1. COLOR(blue){Synthesis} with Design Compiler [#h8a2198d]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/DC.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/DC.pdf]], June 5, 2014.
*** 2. COLOR(blue){Place & Route} with SoC Encounter [#wc76182c]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/PR.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/PR.pdf]], June 5, 2014.
***3 COLOR(blue){Design Checking: LVS (Layout-Versus-Schematic) and DRC (Design-Rule Check)} [#wc8f848e]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/LVS.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/LVS.pdf]], June 19, 2014.
//-Ref. http://www.vtvt.ece.vt.edu/vlsidesign/tutorialCadence_Backend_LVS.php
*** 4 COLOR(blue){Post Layout Simulation}: [#d8043644]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/post.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/post.pdf]], July 5, 2014.
//-Ref. http://www.vtvt.ece.vt.edu/vlsidesign/tutorialCadence_Backend_PostSim_Gate.php
*** 5 COLOR(blue){Pad Insertion} [#b252009b]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/Iopad.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/Iopad.pdf]], July 7, 2014.
//-Ref. http://www.vtvt.ece.vt.edu/vlsidesign/tutorialCadence_pad_insertion.php
***6. COLOR(blue){Chip Submission} [#m68fd6e1]
-PDF, PPT, COLOR(red){Completion Date: July 15th}
//-Ref. http://staff.etc.tuiasi.ro/patachen/btme2/btme2%20lab%2001/inverter.pdf
-Ref. http://www.vtvt.ece.vt.edu/vlsidesign/tutorialCadence_submission.php
*PHENIC Control Router [#h83761dd]
//COLOR(red){This tutorial will be completed by November 10th 2014}
*** 1. COLOR(blue){Synthesis} with Design Compiler [#h8a2198d]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_Synthesis.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_Synthesis.pdf]]
*** 2. COLOR(blue){Place & Route} with SoC Encounter [#wc76182c]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PlaceandRoute.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PlaceandRoute.pdf]]
***3 COLOR(blue){Design Checking: LVS (Layout-Versus-Schematic) and DRC (Design-Rule Check)} [#wc8f848e]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_DesignChecking.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_DesignChecking.pdf]]
*** 4 COLOR(blue){Post Layout Simulation}: [#d8043644]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PostLayout.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PostLayout.pdf]]
*** 5 COLOR(blue){Pad Insertion} [#b252009b]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PadInsertion.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PadInsertion.pdf]]
*Reference: MIPS processor Tutorials [#h777697c]
- Complete tutorial of MIPS processor prototyping on ASIC (in Japanese),
[[zip file>http://webfs-int.u-aizu.ac.jp/~benab/doc/VLSI_tutorial.zip]]
*How to Login and use VDEC tools on zxp035 [#k5253b6c]
- To use VDEC tools on zxp035 machine type the following comand in your terminal
-- ssh -X zxp035@zxp035.u-aizu.ac.jp
- Password : blm2011
- Type “tcsh” to start cshr
- To use VDEC tools type:
-- design_vision (to use Design Compiler)
-- velocity (to use SoC Encounter)
-- simvision (to use Simvision)
* Registerd IPs @ with VDEC Server [#we324bb1]
|IP: 163.143.135|HostName: zxp035|OwnerName: Akram|
|IP: 163.143.123|HostName: zxp007|OwnerName: Yuki|
|IP: 163.143.121|HostName: zxp004|UwnerName: ...|
*Links [#o6c73186]
- http://adaptive.u-aizu.ac.jp/aslint/index.php?VLSI-Design-Links
-[[Silicon Wafer Production>https://www.youtube.com/watch?v=AMgQ1-HdElM]]
-[[Importnat Design Files - GDS file>https://www.youtube.com/watch?v=lIdJwlWPIYk&list=PLC7JCwKQnjL6FApIyXxz5WEDuKWjagG5I&index=8]]
-Several tools for GDSII viewer, etc. https://artwork.com/gdsii/qckvu3/windows/download.htm
----
//COLOR(red){Akram-Kun and Ishikuru-Kun, please cooperate together and make the schedule of completion for each Tutorials. Please try to complete all tutorials by or before July 10, 2014.}
終了行:
//CENTER:SIZE(30){COLOR(green){VLSI@ASL for High-performance Computing}}
----
*COLOR(yellow){Cadence Design Tutorials, 2020} [#fdde51f6]
**genus - Synthesis [#n1657c35]
-[[Tutorial from cadence Website>https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/synthesis/genus-synthesis-solution.html]]
**virtuoso - Schematic and simulation [#oe39b0e0]
[[Tutorial from cadence Website>https://www.cadence.com/en_US/home/tools/custom-ic-analog-rf-design/circuit-design/virtuoso-analog-design-environment.html]]
**innovus -Place and Route [#o693b353]
-[[Tutorial from cadence Website>https://www.cadence.com/en_US/home/tools/digital-design-and-signoff/soc-implementation-and-floorplanning/innovus-implementation-system.html]]
*Refreences [#n8aa985c]
-[[VLSI Design at, 2016, Michigan State University>https://www.egr.msu.edu/classes/ece410/salem/labs.html]]
CENTER:&ref(ASIC_DESIGN_FLOW.png,,30%);
CENTER:Maven Silicon
CENTER:[[Importnat Design Files - GDSII file>https://www.youtube.com/watch?v=lIdJwlWPIYk&list=PLC7JCwKQnjL6FApIyXxz5WEDuKWjagG5I&index=8]]
----
*Xilinx Lisence and Tool Installation Instruction (created by R. Murakami, Oct. 24, 2017) [#p52f4ca1]
***Administrator: Vu(d8182106), R.Murkami(m5211126) [#r65d1aeb]
***Description [#wfcb030c]
-XILINX VIVADO LICENSE for university program [[links>https://japan.xilinx.com/support/university.html]]
-LICENSES are created dynamically(floating / Node-Locked one). If you want to use VIVADO license you can ask administrator to create LICENSE. [#i6d95cf6]
***Necessary information for creating are ... [#p5265dcb]
--Host name
--Operating system
--Host ID type(e.g. Ethernet MAC)
--Host ID value
***User records [#hfa60dfd]
|User name|Created Date|License type|
|Ryunosuke Murakami|2017/10/24|Node-Locked|
||||
||||
*OASIS NoC Router Tutorials [#f67acee0]
&ref(OASIS-C1.jpg,,30%);
OASIS-RV1 Chip Layout. JUly 7, 2014.
--Technology: 45nm CMOS Process
--Chip Size: 2.205X2.220 (micron)
--Function: Router for 3D NoC System
--Frequency: 0.91 GHZ COLOR(red){Confirmed}
--Supply voltage: 1.1V
--Power Dissipation: 222.387 uW
--Number of Pins: 557
--Completion Date: July 5th (expected)
*** 1. COLOR(blue){Synthesis} with Design Compiler [#h8a2198d]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/DC.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/DC.pdf]], June 5, 2014.
*** 2. COLOR(blue){Place & Route} with SoC Encounter [#wc76182c]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/PR.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/PR.pdf]], June 5, 2014.
***3 COLOR(blue){Design Checking: LVS (Layout-Versus-Schematic) and DRC (Design-Rule Check)} [#wc8f848e]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/LVS.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/LVS.pdf]], June 19, 2014.
//-Ref. http://www.vtvt.ece.vt.edu/vlsidesign/tutorialCadence_Backend_LVS.php
*** 4 COLOR(blue){Post Layout Simulation}: [#d8043644]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/post.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/post.pdf]], July 5, 2014.
//-Ref. http://www.vtvt.ece.vt.edu/vlsidesign/tutorialCadence_Backend_PostSim_Gate.php
*** 5 COLOR(blue){Pad Insertion} [#b252009b]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/Iopad.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5141153/tasks/CADTutorial/Iopad.pdf]], July 7, 2014.
//-Ref. http://www.vtvt.ece.vt.edu/vlsidesign/tutorialCadence_pad_insertion.php
***6. COLOR(blue){Chip Submission} [#m68fd6e1]
-PDF, PPT, COLOR(red){Completion Date: July 15th}
//-Ref. http://staff.etc.tuiasi.ro/patachen/btme2/btme2%20lab%2001/inverter.pdf
-Ref. http://www.vtvt.ece.vt.edu/vlsidesign/tutorialCadence_submission.php
*PHENIC Control Router [#h83761dd]
//COLOR(red){This tutorial will be completed by November 10th 2014}
*** 1. COLOR(blue){Synthesis} with Design Compiler [#h8a2198d]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_Synthesis.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_Synthesis.pdf]]
*** 2. COLOR(blue){Place & Route} with SoC Encounter [#wc76182c]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PlaceandRoute.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PlaceandRoute.pdf]]
***3 COLOR(blue){Design Checking: LVS (Layout-Versus-Schematic) and DRC (Design-Rule Check)} [#wc8f848e]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_DesignChecking.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_DesignChecking.pdf]]
*** 4 COLOR(blue){Post Layout Simulation}: [#d8043644]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PostLayout.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PostLayout.pdf]]
*** 5 COLOR(blue){Pad Insertion} [#b252009b]
-[[PPTX>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PadInsertion.pptx]], [[PDF>http://aslweb.u-aizu.ac.jp/~m5151161/zxw001/2014/VEDEC_Tutorial/2D-EPHENIC_Router_PadInsertion.pdf]]
*Reference: MIPS processor Tutorials [#h777697c]
- Complete tutorial of MIPS processor prototyping on ASIC (in Japanese),
[[zip file>http://webfs-int.u-aizu.ac.jp/~benab/doc/VLSI_tutorial.zip]]
*How to Login and use VDEC tools on zxp035 [#k5253b6c]
- To use VDEC tools on zxp035 machine type the following comand in your terminal
-- ssh -X zxp035@zxp035.u-aizu.ac.jp
- Password : blm2011
- Type “tcsh” to start cshr
- To use VDEC tools type:
-- design_vision (to use Design Compiler)
-- velocity (to use SoC Encounter)
-- simvision (to use Simvision)
* Registerd IPs @ with VDEC Server [#we324bb1]
|IP: 163.143.135|HostName: zxp035|OwnerName: Akram|
|IP: 163.143.123|HostName: zxp007|OwnerName: Yuki|
|IP: 163.143.121|HostName: zxp004|UwnerName: ...|
*Links [#o6c73186]
- http://adaptive.u-aizu.ac.jp/aslint/index.php?VLSI-Design-Links
-[[Silicon Wafer Production>https://www.youtube.com/watch?v=AMgQ1-HdElM]]
-[[Importnat Design Files - GDS file>https://www.youtube.com/watch?v=lIdJwlWPIYk&list=PLC7JCwKQnjL6FApIyXxz5WEDuKWjagG5I&index=8]]
-Several tools for GDSII viewer, etc. https://artwork.com/gdsii/qckvu3/windows/download.htm
----
//COLOR(red){Akram-Kun and Ishikuru-Kun, please cooperate together and make the schedule of completion for each Tutorials. Please try to complete all tutorials by or before July 10, 2014.}
ページ名: