Verilog Guideline
をテンプレートにして作成
[
トップ
] [
新規
|
一覧
|
検索
|
最終更新
|
ヘルプ
]
開始行:
[[NASH FPGA Prototyping]]
Website to learning writing Verilog source code
- http://www.asic-world.com/
Some problems that should be carefully understand:
[[Verilog tidbits>http://www.asic-world.com/tidbits/index...
- [[Reg vs Wire>http://www.asic-world.com/tidbits/wire_re...
- [[block vs non-blocking>http://www.asic-world.com/tidbi...
- [[reset issue>http://www.asic-world.com/tidbits/all_res...
[[Sunburst design>http://www.sunburst-design.com/papers/]]
- [[reset issue>http://www.sunburst-design.com/papers/Cum...
- [[full and parallel case>http://www.sunburst-design.com...
Some bugs on EDAS could be found here:
- http://www.deepchip.com/esnug.html
終了行:
[[NASH FPGA Prototyping]]
Website to learning writing Verilog source code
- http://www.asic-world.com/
Some problems that should be carefully understand:
[[Verilog tidbits>http://www.asic-world.com/tidbits/index...
- [[Reg vs Wire>http://www.asic-world.com/tidbits/wire_re...
- [[block vs non-blocking>http://www.asic-world.com/tidbi...
- [[reset issue>http://www.asic-world.com/tidbits/all_res...
[[Sunburst design>http://www.sunburst-design.com/papers/]]
- [[reset issue>http://www.sunburst-design.com/papers/Cum...
- [[full and parallel case>http://www.sunburst-design.com...
Some bugs on EDAS could be found here:
- http://www.deepchip.com/esnug.html
ページ名: