NASH FPGA Prototyping の履歴(No.8) - ASL Wiki

[ トップ ] [ 新規 | 一覧 | 検索 | 最終更新 | ヘルプ ]

NASH:Neuro-inspired ArchitectureS in Hardware

Meeting Schedule:

May 27, 2019 - SNPC and STDP
June 10, 2019, 4 PM

HARDWARE Design†

SNPC with one Neuron†

SNPC architecture with SRAM†

verilog code, slides, waveform

SNPC architecture with Xbar†

to be completed

Converting MNIST to Spike†

Mathab code, slides

SNPC Architecture with Learning (STDP) and SRAM/Xbar†

Current state

Refrence†

Encoding Analog Input Data into Spike Trains†

Using either a rate based method, some form of temporal coding, or population coding reference

Python code
Verilog code

OASIS Reference†

OASIS 2D Router (sourcecode)
OASIS 3D Router (sourcecode)
NI
MC Router (sourcecode)
LIF Core (sourcecode)
OASIS Routers Hardware Design Tutorials