Back to PHENIC


High-performance Scalable Photonics On-chip Network for Many-core Systems-on-Chip

Research Motivation and Goal

phenic.png

Electronic packet-switched on chip interconnects alleviate the problems of poor scalability, limited bandwidth, and high power consumption in traditional designs.

However, as feature sizes continue to shrink and as we are heading towards complex and large system design consisting of hundreds of PEs, traditional design approaches may not be enough for providing significant large bandwidth with low-power consumption.

Optical Network-on-Chip (ONoC) promises significant advantages over their electronic counterparts. In particular, they offer a potentially disruptive technology solution with fundamentally low power dissipation that remains independent of capacity while providing ultra-high throughput and minimal access latency.

My research goal is about the development of novel routing algorithms and architecture for high-throughput Si-Photonics NoC systems.

Detailed Research Schedule

Topic TitleOverviewDue dateMaterials
Thesis submission1st draftDec.21
2nd draftDec.25
FinalDec.28
Thesis english checkingDec.30 ~Jan.3
Thesis submission to SADJan. 4
Doctoral Dissertation Final ReviewJan. 12~ Jan.14

Doctoral Dissertation

Achievements

Journal papers Under Review

Conference papers Under Review

Published Papers

Journals:

Conferences:

Tutorials and Technical Reports

Materials

Miscellaneous

Photonic devices

Simulators

Links


Updates


トップ   新規 一覧 検索 最終更新   ヘルプ   最終更新のRSS