Available Research Topics の履歴(No.6) - ASL Wiki

[ トップ ] [ 新規 | 一覧 | 検索 | 最終更新 | ヘルプ ]

- Ref.:
  - Phython http://pythonvision.org/basic-tutorial/
  - Modelsim/MATLAB Co-simulation of a QoS Multi-Core Image Processing System using on-Chip Interconnect.

- Ref.:

- Ref.:

Ref.:

PHENIC: Si-Photonics NoC†

Ref.
- A.Ben Ahmed, M.Meyer, Y.Okuyama, A.Ben Abdallah, "Efficient Router Architecture, Design and Performance Exploration for Many-core Hybrid Photonic Network-on-Chip (2D-PHENIC)", submitted to the 2014 International Conference on Information Science and Control Engineering ICISCE 2015, Shanghai, China, April 24-26, 2014 (Latex) (PDF)

Achraf Ben Ahmed, A. Ben Abdallah, PHENIC: Towards Photonic 3D-Network-on-Chip Architecture for High-throughput Many-core Systems-on-Chip, IEEE Proceedings of the 14th International conference on Sciences and Techniques of Automatic control and computer engineering, Dec. 2013. DOI

Achraf Ben Ahmed, Akram Ben Ahmed, A. Ben Abdallah, Novel Si-Photonics Network-on-Chip for Future Generations of Many-core Systems-on-Chip, submitted to (Journal of Parallel and Distributed Computing)(PDF),(Latex).

Achraf Ben Ahmed, Akram Ben Ahmed, Y.Okuyama, A. Ben Abdallah, Low-overhead Path-setup Algorithm for Energy-efficient Hybrid Silicon-Photonic Network-on-Chip Systems, submitted to The IEEE 7th International Conference on Awareness Science and Technology (ICAST 2015) (PDF , Latex).

OASIS: Reliable Network-on-Chip†

5. Design and Evaluation of Efficient Error Detection Mechanism for OASIS 3D-NoC,

6. Design and Evaluation of 3D-OASIS-NoC Matrix Processor, M1 Mitsuhiro Nakamura

7. Design and Evaluation of 3D OASIS Router with Through-Silicon-Via (TSV),

8. Error Detection & Correction Mechanism Based on Router-to-Router Approach