![[PukiWiki]](image/pukiwiki.png "[PukiWiki]")
Electronic packet-switched on chip interconnects alleviate the problems of poor scalability, limited bandwidth, and high power consumption in traditional designs.
However, as feature sizes continue to shrink and as we are heading towards complex and large system design consisting of hundreds of PEs, traditional design approaches may not be enough for providing significant large bandwidth with low-power consumption.
Optical Network-on-Chip (ONoC) promises significant advantages over their electronic counterparts. In particular, they offer a potentially disruptive technology solution with fundamentally low power dissipation that remains independent of capacity while providing ultra-high throughput and minimal access latency.
My research goal is about the development of novel routing algorithms and architecture for high-throughput Si-Photonics NoC systems.
| Topic Title | Overview | Start Date | Completion Date | Target Conf/Jrnl | Draft |
| Fully Optical Path setup Circuit switching Si-Photonic NoC | Power, ETE and throughput evaluation against conventional hybrid PNoCs and PHENIC-II | July 3 | July 31 | IEEE Journal of Lightwave Technology | |
| Thesis: First draft | August 1 | August 20 | Thesis Content | ||
| Fully optical NoC based on multilayered switch | A new switch will be proposed in order to eliminate previous drawbacks of PHENIC-II switch in term of crossing | September 1 | September 30 | ||
| Thesis: Second draft | October 1 | October 10 | Thesis Content |
|BGDoctoral Diss
