Journal Paper Skeleton の履歴(No.23) - ASL Wiki

[ トップ ] [ 新規 | 一覧 | 検索 | 最終更新 | ヘルプ ]

Fault-tolerant Photonic Mesh-Based Network-on-Chip for Reliable Many-core Systems-on-Chip (tentative)

Schedule†

Section	Completion Date	Draft
Abstract	July 22, 10 AM	Abstract.pdf
Introduction	July 27, 10 AM	Introduction
Related Work	August 3, 6 PM	Related Work.pdf
System Architecture	August 10, 10 AM	System Architecture_v1.pdf
Routing Algorithm	August 11, 10 AM	Routing Algorithm_v1.pdf
Design Space Exploration	August 19, 10 AM	Design Space Exploration_v1.pdf
Evaluation	August 31 ~~August 27~~, 10 AM	Evaluation+v1.pdf
Conclusion and Future Work	Sept 4, 10 AM	Conclusion and Future Work.pdf

0. Abstract†

Summary of background info
Summary of problem
Summary of results
Summary of benefits

1. Introduction†

Explain the problem which we have solved

Explain why the problem is not already solved or other solutions are ineffective in one or more important ways

Explain why our solution is worth considering and why is it effective in some way that others are not

Write how the rest of the paper is structured

2. Related work†

Briefly talk about Mesh

Briefly Talk about Oasis

Details about Photonic NoCs

Details about Fault Tolerance
- Redundancy
- Rerouting

3. System Implementation†

3.1 Router Micro-architecture (FT Switch + Control)

You need to have FT routers with different ports(5, 4, 3).
Explanation of the selection of redundant MRs

Notes:

Reduction of Crossing in your router means lower insertion loss and lower crosstalk [see Ref. 1 and 2 bellow].
Reduction of the number of MRRs in your router can offer the benefits in terms of device area and power consumption [see Ref. 1 and 2 bellow].

3.2 FT Routing Algorithm

4. FT Router design Space Exploration†

Investigate the Latency, area and optical power trade-offs in designing your PHENIC System while varying micro-architectures parameters.
Analysis of Cross-talk. Refer to the following references:

Yiyuan Xie, Weihua Xu, Weilun Zhao, Yexiong Huang, Tingting Song, and Min Guo, Performance Optimization and Evaluation for Torus-Based Optical Networks-on-Chip, Journal of Lightwave Technology, 2015.

Analysis o Insertion Loss

5. Evaluation†

5.1 Methodology
- How you evaluated your system
- Performance metrics
- Performance parameters

5.2 Results

A. Performance Evaluation
- Throughput
- ETE latency

B. Complexity Evaluation
- Area (Erouter and ORouter)
- Total Power
- Total Energy

C. Scalability and Reliability Evaluation
- Optical Signal to noise ratio (OSNR)
- Bit-Error-Rate

Ref. 1 Crosstalk noise and bit error rate analysis for optical network-on-chip

Similar to Ref. 1, Develop your won Mathematical Model and calculate these values (cross-talk, SNR, BER). Do not use CLAP tool.

IMPORTANT NOTES

1. For each of these three evaluations, compare with well known works , such as Corona, Firefly, Phastlane, Firefly, EMesh/ENoC.
2. Large and Realistic Benchmarks are needed

5. Conclusions and Future Work†

Explain the problem which you have solved

Explain your solution to the problem

Explain why your solution is good: give some numbers

Explain why the reader should be impressed by your work

Give summary of results

Give some future works

References†

Use a .bib file from the start
the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip. IEEE Computer Society, 2009, pp. 93–102.

IEEE Transactions on, vol. 23, no. 2, pp. 193–201, 2012.

for Future Gigascale MCSoCs Applications: Communication and Computation

design of ecient 3D network-on-chip (3D NoC) for custom multicore (BWCCA), 2010 International Conference on. IEEE, 2010, pp. 67–73.

205.

Computer, vol. 35, no. 1, pp. 70–78, 2002.

20Mtgs,%20Presentations%20&%20Links/2011ITRS/2011Chapters/ 2011Interconnect.pdf/, 2011, [Online; accessed 1-July-2015].

[8] J. U. Knickerbocker, P. S. Andry, B. Dang, R. R. Horton, M. J. Interrante, C. S. Patel, R. J. Polastre, K. Sakuma, R. Sirdeshmukh, E. J. Sprogis and Development, vol. 52, no. 6, pp. 553–569, 2008.

in 2006 1st International Conference on Nano-Networks and Workshops, 2006.

on. IEEE, 2007, pp. 262–262.

http://www.eeweb.com/blog/aaronfranklin, 2012, [Online; accessed 1-April-2015].

Available: nurlfhttp://www.forbes.com/sites/joshwolfe/2012/12/13/ why-ibm-and-intel-are-chasing-the-100b-opportunity-in-nanophotonics/ g

[13] D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil, and J. H. Ahn, in ACM SIGARCH Computer Architecture News, vol. 36, no. 3. IEEE Computer Society, 2008, pp. 153–164.

Symposium on. IEEE, 2005, pp. 408–419.

Project Report. ESA/ESTEC. September 29, 2004. Ref. No.: EWP 2263.

George Mason University, 2010.

vol. 48, no. 5, pp. 28–33, 2011.

[18] S. Luryi, J. Xu, and A. Zaslavsky, Future trends in microelectronics: up the nano creek. John Wiley & Sons, 2007.

[19] Z.-S. Hu, F.-Y. Hung, K.-J. Chen, S.-J. Chang, W.-K. Hsieh, and T.- vol. 6, no. 01, p. 1350001, 2013.

Society for Optics and Photonics, 2014, pp. 89 820W–89 820W.

2007. 25th IEEE. IEEE, 2007, pp. 277–286.

(VLSI) Systems, IEEE Transactions on, vol. 18, no. 6, pp. 947–956, 2010.

[23] E. Mintarno, J. Skaf, R. Zheng, J. B. Velamala, Y. Cao, S. Boyd, Integrated Circuits and Systems, IEEE Transactions on, vol. 30, no. 5, pp. 760–773, 2011.

no. 1, p. 8, 2013.

[25] K. Kuhn, C. Kenyon, A. Kornfeld, M. Liu, A. Maheshwari, W.-k. Shih, Journal, vol. 12, no. 2, 2008.

IEEE Design & Test of Computers, no. 2, pp. 8–16, 2010.

Annual Symposium on. IEEE, 2002, pp. 105–112.

Ph.D. dissertation, University of Colorado, 2013.

low-latency, and fault-tolerant routing algorithm for 3Dnetwork- no. 3, pp. 1507–1532, 2013.

[30] Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and A. Choudhary, ACM SIGARCH Computer Architecture News, vol. 37, no. 3. ACM, 2009, pp. 429–440.

Journal of Parallel and Distributed Computing, vol. 74, no. 4, pp. 2229–2240, 2014. [Online]. Available: http://web-ext.u-aizu.ac.jp/ benab/publications/journals/JPDC14/JPDC-preprint.pdf

[32] A. B. Abdallah, Multicore Systems On-chip: Practical Software/hardware Design. Springer, 2013, vol. 2.

[33] A. B. Abdallah, M. Nakamura, A. B. Ahmed, M. Meyer, and

Transactions on, vol. 57, no. 9, pp. 1246–1260, 2008.

and Applications. Springer, 2003, pp. 112–126.

Information Science, 2009. ICIS 2009. Eighth IEEE/ACIS International Conference on. IEEE, 2009, pp. 249–254.

Systems (SRDS), 2013 IEEE 32nd International Symposium on. IEEE, 2013, pp. 1–9.

cient and fault-tolerant resonator-based modulation and wavelength

Selected Areas in Communications, IEEE Journal on, vol. 20, no. 1, pp. 21–33, 2002.

vol. 18, no. 2, pp. 41–48, 2004.

on-Chip Architecture for High-throughput Many-core Systemson- Techniques of Automatic Control and Computer Eng, 2013.

[43] A. K. Todimala, Fault-tolerance using shared path protection in wavelength division multiplexing optical transport networks. University of Nebraska at Lincoln, 2006.

[44] M. Nikdast, J. Xu, X. Wu, W. Zhang, Y. Ye, X. Wang, Z. Wang, Circuits and Systems, IEEE Transactions on, vol. 33, no. 3, pp. 437–450, 2014.

15th international conference on Parallel architectures and compilation techniques. ACM, 2006, pp. 23–32.

Architecture News, vol. 37, no. 3. ACM, 2009, pp. 441–450.