Yuki-Tanaka の履歴(No.2)

[Members-Internal]]

Physical Design of 3D OASIS Router

&ref(): File not found: "pipeline.jpg" at page "Yuki-Tanaka";

3D-OASIS-NoC system architecture

Background†

During this last decade, 3D- Network-on-Chips (3D-NoCs) have been proposed as a promising solution for future systems on chip design. It offers more scalability, higher bandwidth, and less interconnect-power than the 2D-NoC architectures.

One of the major issues in 3D-NoC systems is how to verify the system correctness and integrity. 3D-NoC architecture research include a lot of trade-offs between topology, routing, flow control, buffer size, packet size, and other optimization techniques. It is difficult to analyze these trade-offs using only high-level simulations. Therefore, prototyping is an essential design phase for evaluating the performance of NoC architecture under real applications.

Previously, 3D-OASIS- NoC (3D-ONoC) has been designed. 3D-FTO showed great performance under real benchmarks and synthetic traffic patterns [1]. However, logic modules were connected to routers instead of real cores. This make the evaluation less accurate.

↑

Research goal†

The main goals of this research are:

1. Study OASIS 3D Router Architecture

2. Design the Physical router using Design Compiler (for Synthesis) and SoC Enounter (for Place and route)

3. Verify the correctness at each step using ModelSim

4. Evaluate the performance of the final 3D Router (Area, Power, and Speed)

5. Write a thesis

↑

Design Steps and Research plan†

3D-OASIS-NoC Router Design Steps

please add your research plan here...

↑

References†

↑

Verilog Code†

3D OASIS NoC Verilog HDL Code

↑

Papers, Theses†

Kenichi Mori, OASIS Network-on-Chip Prototyping on FPGA, '''Master's Thesis, Graduate School of Computer Science and Engineering,The University of Aizu, Feb. 2012.

Akram Ben Ahmed, Architecture and Design of 3D Network-on-Chip, '''Master's Thesis, Graduate School of Computer Science and Engineering, The University of Aizu, Feb. 2012.

K. Mori, A. Esch, A. Ben Abdallah, K. Kuroda, Advanced Design Issues for OASIS Network-on-Chip Architecture,IEEE Proc. of the 5th International Conference on Broadband, Wireless Computing, Communication and Applications (BWCCA-2010), Nov. 2010, pp. 74-79.

A. Ben Ahmed, On the Design of a 3D Network-on-Chip for Many-core SoC, Master's Thesis, The University of Aizu. Thesis, slides

R. Okada, A. Ben Abdallah,Architecture and Design of Core Network Interface for Distributed Routing in OASIS NoC Thesis, slides, Technical Report, Webpage

↑

My memo†

&ref(): File not found: "Mymemo.pdf" at page "Yuki-Tanaka";