<== Back to NASH Project

Sub-Topics

FPGA-based Spiking Neural Network for Character Recognition

Goal and Expected output

Spiking neural networks (SNNs) are a useful tool for many applications, such as robotic control and pattern recognition. However, simulating a large network in real-time requires high-performance machines or accelerators. Typical accelerators for large-scale SNN accelerators use GPUs or ASIC chips. While ASICs deliver high performance, they lack the flexibility to reconfigure and hence are unable to adapt variation in the design and models employed. GPUs have better speedup over multi-core CPUs and good flexibility, but it lacks scalability to handle larger networks.

The goal of this research is to implement a spiking neural network accelerator on FPGA for emulating large-scale SNN. FPGA SNN can be configured for multiple applications through programming of neuron spike firing threshold potentials, synaptic weights and the SNN interconnection topology.

References

A Neuro-inspired Hardware Architecture on FPGA for Image Recognition

Goal and Expected output

References

Reconfigurable Neural-Network on FPGA for Pattern Recognition

Goal and Expected output

References

Another topic

Goal and Expected output

References



トップ   新規 一覧 検索 最終更新   ヘルプ   最終更新のRSS