- 履歴一覧
- ソース を表示
- Ben A. Abderazek Group /Useful Documents and Tools は削除されています。
- 1 (2009-10-20 (火) 06:45:55)
Ben A. Abderazek Group
Useful Documents and Tools†
Research papers†
Journals papers and conferences:
- The QC-2 Parallel Queue Processor Architecture, Journal of Parallel and Distributed Computing, Vol. 68, No. 2, (2008), pp. 235– 245.
- Modular Design Structure and High-Level Prototyping for Novel Embedded Processor Core", International Conference on Embedded and Ubiquitous Computing (EUC2005), LNCS Vol.3824, pp. 340-349, 2005 |PDF|SLIDES|
- Queue Processor for Novel Queue Computing Paradigm Based on Produced Order Scheme, IEEE computer Society, Proc. of the The 7th High Perfomance Computing and Grid in Asia Pacific Region (HPCAsia2004), pp. 169-177, July 2004.
Techinical Reports:
- QueueCore - The Strong Wave!, Technical report, Ref: QC2MY07BAA, May 2007
- QC-1 Processing Stages Algorithms,Technical Report, Ref: TRQC1PSA03, UEC, IS, October
- QueueCore Instruction Set Architecture,Technical Report, Jan. 2003-2005.
- QueueCore Data Path (earlier version), Technical Report, IS, UEC,Oct., 2002.
Tools†
QSoC†
- Specification &ref(): File not found: "QP32_Specification_en.pdf" at page "Ben A. Abderazek Group /Useful Documents and Tools";, &ref(): File not found: "QP32_Specification_jp.pdf" at page "Ben A. Abderazek Group /Useful Documents and Tools";
- Components QSoC.zip
- benchmark
- doc
- project files
- qasm
- verilog
- utility
- README.txt
Links†
Lab†
IEEE†
ACM†
IET†
IEICE†
Others†
Graduation Thesis†
- Graph Transformation Methods and Theoretical Performance Evaluation of Queue Computation Models , Masashi Masuda, The Univ. of Aizu, Feb. 12, 2009.
&ref(): File not found: "s1130209_GT2008.pdf" at page "Ben A. Abderazek Group /Useful Documents and Tools";
- Advanced Hardware Optimization Algorithms for High Performance Queue Processor Architecture, Hiroki Hoshino, The Univ. of Aizu, Feb. 12, 2009.
&ref(): File not found: "s1130198_GT2008.pdf" at page "Ben A. Abderazek Group /Useful Documents and Tools";
- Research on Hardware Design of Dual-Mode Processor Architecture, Taichi Maekawa, The Univ. of Aizu, Feb. 12, 2009.
&ref(): File not found: "s1130205_thesis.pdf" at page "Ben A. Abderazek Group /Useful Documents and Tools";