How to use High-level synthesis

# What's High level synthesis?

- Convert software language to HDL
- VIVADO HLS offers platform that users can use C for FPGA implementation

#### What's FPGA

- Field Programmable Gate Array
  - Users can reconfigure logic circuit by programming behavior
- Users can make any hardware as they like

# Brief outline

- Try high-level synthesize by using VIVADO HLS
  - Write Deep Learning code
  - Synthesize code and make bitstream file
  - Implement on FPGA

### 1. Run software

- Prepare FPGA "ZedBoard"
- Install "SDx IDE 2018.1"
- Run "SDx IDE 2018.1"

#### Create SDx Project

Select "Create SDx Project"



# Project type

• Select "Application Project"

#### 🖉 New SDx Project

Project Type

Choose the project type to create.

#### Application Project

A user application targeting SDSoC, SDAccel or SDK flow

○ System Project

Consistent way to manage multiple applications and libraries for a system configuration

O Platform Project

SDSoC platform created from a Device Support Archive (DSA) and required software components



#### Enter project name

• Set "HLS\_project"



# Platform

• Select "Zed Board"



## System configuration

• Set as like the image

// New SDx Project	— 🗆 X
System configuration	
Provide the system configuration and software details for your project	
Software Platform	
System configuration:	~
Domain	
Domain: l <mark>inux</mark>	~
CPU: cortex-a9	
OS: linux	
Additional Settings	
Linux Root File System:	Browse
Output type	
Executable (elf)     O Shared Library	

### Templates

 Unnecessary -> Empty Application

#### Templates

Select a template to create your project.

#### 

#### Available Templates: Empty Application Find: Creates a new Empty application Empty Application ✓ hls\_lib Synthesizeable FIR Filter Array zero\_copy ('Short' build time) Color Space Conversion - RGB/HSV Emulation Example Matrix Multiplication and Addition Matrix Multiplication Data Size

## Import files

- Downloads file "HLS\_project.zip"
- Select "File System"

#### select

Import resources from the local file system into an existing project.



#### Select an import wizard:

#### type filter text



# File system

- Select the files
- And "Finish"

Import resources from the local file system.			
From directory: C:¥Users¥m5211126¥Downloads¥HLS_	project	~	Browse
> 🔁 🥟 HLS_project	<ul> <li>ilist_test.txt</li> <li>iMakefile</li> <li>i.python-version</li> <li>i.bitmap.c</li> <li>i.bitmap.h</li> <li>i.cnn_main.c</li> <li>i.cnn_main.h</li> <li>i.cnn.c</li> <li>i.cnn.h</li> </ul>		~
Filter Types Select All Deselect All			
Into folder: HLS_project/src			Browse
Options Overwrite existing resources without warning Create top-level folder			

#### Project window

- "Project Explore" window shows the project files
- Click "project.sdx"
  - See "Application Project Settings"
- Click this mark

Þ

.



#### Add hardware functions

#### Select "CalcConvolution"

#### More Options

#### Matching items:

- CNN(InputList \*, int, double \*, double \*, double \*, double \*)
- CNNLayer(double \*, double \*, int, int, double \*, int, int, int, double \*, int, int, double \*, int, int, int, int, int)

#### CNNLayerInit()

- CalcConvolution(double \*, double, int, double \*, int, int, int, int, int) /HLS\_project/src/cnn.c.
- Convolution(double \*, double, int, double \*, int, int, int, double \*, int, int)
- Forward(double \*, int, double \*, double \*, double \*, double \*, double \*, int, int)
- FreeCNNLayerImage(CNNLayerImage \*)
- FreeImg(Image \*)
- InitFilter\_1(double \*, double \*, int, int, int)
- InitFilter\_2(double \*, double \*, int, int, int)
- InitFilter\_3(double \*, double \*, int, int, int)
- MaxPooling(double \*, int, int, int, int, int, int)
- Pooling(double \*, int, int, double \*, int, int)
- ReadBMP(char \*)
- WriteBMP(char \*, Image \*)
- execCNN(double \*, double \*, int, int, double \*, int, int, int, double \*, int, int, double \*, int, int, int, int, int, double \*, double \*, int, int, double \*, int
- f(double)
- getusage()
- main(int, char \* \*)
- show\_conv\_filter(double \*, int, int, int)
- show\_fc(double \*, int, int)
- show\_img(double \*, int, int, int)

#### Hard ware function is selected

cspace - SDx - HLS\_project/project.sdx - Xilinx SDx

• Now the project should looks like this

iect Explorer 🔀 📃 🎽	🔄 🔻 🗠 🗖	KHLS_project 🔀		- 8	E Outline 🖂
HLS_project	X Application Project Settings	Active build	configuration: Debug 🗸 🛞	An outline is not availa	
Archives		General	Options		
၍) Includes 🏊 Debug		Project name: HIS project	Data motion network clock frequency (MHz): 100.00	·	
⇒ src		Project flow: SDSoC			
🔀 project.sdx	Platform: zed				
		Runtime: C/C++	Generate Ditstream		
		System configuration: Linux	Insert AXI performance monitor		
		Domain: linux	Enable event tracing		
		OS: linux	Estimate performance		
			Root function: main		
		Hardware Functions			
		Hardware Functions		A 7 X	
orts 83 HLS project ➢ Debug ☑ Compilation Log (24.4 2019 13:36)	₽ ₩ ° 0				
orts 83 HLS project ≫ Debug		Problems 🖸 Console 🔀 🛄 Properties 🛄 SDx Log 🕞 S	Dx Terminal	Target Connections 12	
rts ⊠ ILS_project Debug ≩ Compilation Log (24.4.2019 13:36)		Problems 🖸 Console 🔯 🛄 Properties 🛄 SDx Log 🔲 S	Dx Terminal	Target Connections ⊠	
rts 12 ILS_project > Debug Compilation Log (24.4 2019 13:36)	68-0	Problems Console (HLS_project, Debug)	Dx Terminal	Target Connections      Connections      Connections      Connections     Connections     Connections     Connections     Connections     Connections	
rts ⊠ HS_project Debug Compilation Log (24.4 2019 13:36)		Problems Console 23 Properties SDx Log S SDx Build Console [HLS_project_Debug] SD card folder created c:/Users/mS211126/workspace sds++ log file saved as c:/Users/mS211126/workspace	Dx Terminal	Target Connections ⊠     S	
rts 23 ILS_project ▶ Debug Compilation Log (24 4 2019 13:35)		Problems Console 23 Properties SDx Log SD SDx Build Console (HLS_project Debug) SD card folder created C:/Users/m5211126/workspace sds++ log file saved as C:/Users/m5211126/workspace 'Finished building target: HLS_project.elf'	Dx Terminal	Target Connections      S         ∑         → Entropy CFA gent         → QEMU TcfGdbClient	
orts ⊠ HLS_project Debug Gompilation Log (24 4 2019 13:36)		Problems Console 23 Properties SDx Log S SDx Build Console [HLS_project Debug] SD card folder created C://Jsers/mS211126/workspace sds++ log file saved as C://Jsers/mS211126/workspace 'Finished building target: HLS_project.elf'  13:36:28 Build finished (took 1m:21s.22ms)	Dx Terminal	Target Connections ⊠	

# Build project

- On "Project Explore" window
  - Right click project folder "HLS\_porject"
    - Select "Build Project"
- Build Completion takes about 34 minutes in my case
  - (It depends on machine spec)



uild Finished (took 34m:30s.906ms)

# Store the synthesized files to SD card

- After the completion of build
- Open the directory "HLS\_project/Debug/sc\_card"

m5211126 > workspace	> HLS_project > De	ebug 🔸 sd_c
^	更新日時	種類
	2019/04/24 13:36	ファイル フォル
	2019/04/24 13:36	BIN ファイル
	2019/04/24 13:36	ELF ファイル
	2018/04/05 10:24	UB ファイル
	2019/04/24 13:36	テキストドキュ

# Sd card

• Store the all files in this directory to SD card



#### Presets files to SD card

• Also add image some files to SD card

📊   🛃 📙 🚽   HLS_project	t		
ファイル ホーム 共有	表示		
$\leftarrow$ $\rightarrow$ $\checkmark$ $\uparrow$ $\square$ $\rightarrow$ PC :	> ダウンロード > HLS_project		
🔉 差 ካイック アクセス	名前 ^	更新日時	種類
	🚺 img	2019/04/24 13:33	ファイル フ:
> 🐔 OneDrive	/ params	2019/04/24 13:33	ファイル フ:
V PC	list_test	2019/04/24 12:49	テキストド
* <u>=</u> 10 * <u>=</u> 20 オゴミナルト	🗋Makefile	2019/04/24 12:49	_MAKEFI
	📄 .python-version	2019/04/24 12:49	PYTHON
> 🕂 9770-F	(a) bitmap	2019/04/24 12:49	Cファイル
> 🛄 デスクトップ	🔼 bitmap	2019/04/24 12:49	Η ファイル
> 🚆 ドキュメント	(a) cnn	2019/04/24 13:30	C ファイル
> 📰 ピクチャ	🖭 cnn	2019/04/24 12:49	Η ファイル
> 📕 ビデオ	(2) cnn_main	2019/04/24 12:49	Cファイル
> <b>)</b> ミュージック	🔄 cnn_main	2019/04/24 12:49	Η ファイル
	(2) common	2019/04/24 12:49	Cファイル
	🔄 common	2019/04/24 12:49	Η ファイル
> 🚍 /\\/J]-[7 (D:)	PC export_cnn	2019/04/24 13:24	JetBrains
✓ ■ ボリューム (D:)	list_test	2019/04/24 13:25	テキストド
_sds	Makefile	2019/04/24 12:49	ファイル
-	Ø perceptron	2019/04/24 12:49	Cファイル
> 💣 ネットワーク	🔄 perceptron	2019/04/24 12:49	Η ファイル

### Check SD card

• Files in SD card should be like this



# Set SD card into Zed board

- Set the boot mode as "SD boot" on Zed Board.
  - MIO6: GND
  - MIO5: 3V3
  - MIO4: 3V3
  - MIO3: GND
  - MIO2: GND



#### Turn on power on zed board

• Make sure the board is connected with "Prog" and "UART" port with USB connector

### Run "tera term vt" for serial communication

• Set as figure

Port:	COM3	~	OK
Baud rate:	115200	~	
Data:	8 bit	~	Cancel
Parity:	none	$\sim$	
Stop:	1 bit	$\sim$	Help
Flow control:	none	$\sim$	
-Transmit dela	ıv		

#### Linux kernel boot

• You can see linux console

NET: Registered protocol family 29 can: raw protocol (rev 20170425) can: broadcast manager protocol (rev 20170425 t) can: netlink gateway (rev 20170425) max\_hops=1 Registering SWP/SWPB emulation handler hctosys: unable to open rtc device (rtc0) of\_cfs\_init of\_cfs\_init: OK ALSA device list: No soundcards found. Freeing unused kernel memory: 1024K mmc0: new high speed SDHC card at address 0007 mmcblk0: mmc0:0007 DDINC 3.71 GiB INIT: mmcblk0: p1 version 2.88 booting Starting udev udevd[765]: starting version 3.2.2 udevd[766]: starting eudev-3.2.2 hwclock: can't open '/dev/misc/rtc': No such file or directory Mon Mar 19 21:56:25 UTC 2018 hwclock: can't open '/dev/misc/rtc': No such file or directory Starting internet superserver: inetd. Configuring packages on first boot.... (This may take several minutes. Please do not power off the machine.) Running postinst /etc/rpm-postinsts/100-sysvinit-inittab... Running postingt /etc/rpm-postingts/101-mnt-sd... 7 11 1 3

#### Move to SD card partition

root@zed:~<mark># cd /mnt/</mark> root@zed:/mnt# Is BOOT.BIN System Volume Information img HLS\_project.elf \_\_sds list\_test.txt README.txt image.ub params root@zed:/mnt#

# Run application

- Run "./HLS\_project.elf"
- This time the hardware function is applied no optimization
- Test classification
  - Classify 10 images
    - 0: Cat
    - 1: Dog
- It took 1832.814 ms for classify each picture

root@zed:/mnt# ./HLS\_project.elf CNN - Start Mode: Test List File: list\_test.txt Num of Input Data: 10 File: /mnt/img/000.bmp(0) [Answer] -0.664498 File: /mnt/img/001.bmp(0) [Answer] 0.272151 File: /mnt/img/002.bmp(0) [Answer] -0.948464 File: /mnt/img/003.bmp(0) [Answer] -0.159920 File: /mnt/img/004.bmp(0) [Answer] -0.216047 File: /mnt/img/005.bmp(1) [Answer] 0.462996 File: /mnt/img/006.bmp(1) [Answer] 0.362923 File: /mnt/img/007.bmp(1) [Answer] 0.387195 File: /mnt/img/008.bmp(1) [Answer] -0.109920 File: /mnt/img/009.bmp(1) [Answer] 0.411720 UsageTIme: 1832.814[ms] root@zed:/mnt#

#### Shutdown

- Type
  - Shutdown h now
- System halted
  - You can power off Zed Board

:ed:/mnt# <mark>shutdown -h\_now</mark>

ast message from root@zed (ttyPS0) (Mon Mar 19 22:04:41 2018):

'stem is go 司威马·]Yalt NOW! Sending processes the TERM signal :ed:/mnt# Stopping Dropbear SSH server: stopped /usr/sbin/dropbear (;

```
ar.
k: can't open '/dev/misc/rtc': No such file or directory
ng syslogd/klogd: stopped syslogd (pid 1239)
d klogd (pid 1242)
```

ng tcf-agent: OK iguring network interfaces... done. Ig all processes the TERM signal... Ig all processes the KILL signal... Iting remote filesystems... vating swap... Iting local filesystems... : System halted

#### Summary

- How to use SDx IDE 2018.1 for HLS was demonstrated
- CNN circuit was designed